Methodology for the formal specification of RTL RISC processor designs (with particular reference to the ARM6)
نویسنده
چکیده
d a t a t y p e b o o l e a n _ b u s e s = ( * c o n s t r u c t o r s f o r e v e r y b u s t h a t s h o u l d b e a s s o c i a t e d w i t h t h e b o o l p r i m i t i v e t y p e * ) d a t a t y p e i n s _ c l a s s _ b u s e s = ( * c o n s t r u c t o r s f o r e v e r y b u s t h a t s h o u l d b e a s s o c i a t e d w i t h t h e c l a s s e s d a t a t y p e * ) d a t a t y p e i n s _ s t e p _ b u s e s = ( * c o n s t r u c t o r s f o r e v e r y b u s t h a t s h o u l d b e a s s o c i a t e d w i t h t h e s t e p s d a t a t y p e * ) v a l d i g i t a l _ b u s e s _ t o _ s t r i n g : d i g i t a l _ b u s e s > s t r i n g = ( * f u n c t i o n t h a t m a p s e a c h c o n s t r u c t o r o f t h e d i g i t a l _ b u s e s d a t a t y p e t o a s t r i n g t o f a c i l i t a t e p r o d u c t i o n o f d e b u g o u t p u t * ) v a l b o o l e a n _ b u s e s _ t o _ s t r i n g : b o o l e a n _ b u s e s > s t r i n g = ( * f u n c t i o n t h a t m a p s e a c h c o n s t r u c t o r o f t h e b o o l e a n _ b u s e s d a t a t y p e t o a s t r i n g t o f a c i l i t a t e p r o d u c t i o n o f d e b u g o u t p u t * ) v a l i n s _ c l a s s _ b u s e s _ t o _ s t r i n g : i n s _ c l a s s _ b u s e s > s t r i n g = ( * f u n c t i o n t h a t m a p s e a c h c o n s t r u c t o r o f t h e i n s _ c l a s s _ b u s e s d a t a t y p e t o a s t r i n g t o f a c i l i t a t e p r o d u c t i o n o f d e b u g o u t p u t * ) v a l i n s _ s t e p _ b u s e s _ t o _ s t r i n g : i n s _ s t e p _ b u s e s > s t r i n g = ( * f u n c t i o n t h a t m a p s e a c h c o n s t r u c t o r o f t h e i n s _ s t e p _ b u s e s d a t a t y p e t o a s t r i n g t o f a c i l i t a t e p r o d u c t i o n o f d e b u g o u t p u t * ) l o c a l v a l b u s _ d i g i t a l _ v a l u e _ r a n g e : d i g i t a l _ b u s e s > ( b i t s * b i t s ) l i s t = ( * f u n c t i o n t h a t m a p s e a c h c o n s t r u c t o r o f t h e d i g i t a l _ b u s e s d a t a t y p e t o t h e b i t r a n g e s t h a t a r e v a l i d f o r t h e b u s a s s o c i a t e d w i t h t h e c o n s t r u c t o r . * )
منابع مشابه
A Methodology for Validation of Microprocessors using Equivalence Checking
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. Validation of such processor architectures is one of the most complex and expensive tasks in the current Systems-on-Chip design process. A significant bottleneck in the validation of such systems is the lack of a golde...
متن کاملFormal Specification and Verification of ARM6
The use of theorem proving for processor verification started to be investigated in the 1980s and has continued since then. Early work done by groups at Cambridge [3], Calgary [18, 14] and Austin [16] established feasibility on simple academic designs. Following this first phase, two threads of research emerged: continued study of academic designs with increasingly sophisticated execution engin...
متن کاملIn 8: Conclusions
order to support the MMU and cache the processor will require a coprocessor interface. This is the major feature of the ARM6 which is missing on AMULET1. The ARM6 coprocessor interface is synchronous and inappropriate for asynchronous use, so a new interface will be developed. The MMU and cache will be based on existing ARM designs for architectural compatibility, but will be enhanced for async...
متن کاملEvaluation of RISC-V RTL with FPGA-Accelerated Simulation
This paper presents a fast and accurate simulation methodology for performance, power, and energy evaluation in the hardware/software co-design flow. Cycle-level microarchitectural software simulation is the bottleneck of the hardware/software co-design cycle due to its slow speed and the difficulty of simulator validation. While sampling methodologies can ameliorate some of these challenges, w...
متن کاملEarly Development of UVM based Verification Environment of Image Signal Processing Designs using TLM Reference Model of RTL
With semiconductor industry trend of “smaller the better”, from an idea to a final product, more innovation on product portfolio and yet remaining competitive and profitable are few criteria which are culminating into pressure and need for more and more innovation for CAD flow, process management and project execution cycle. Project schedules are very tight and to achieve first silicon success ...
متن کاملRequirements and Concepts for Transaction Level Assertion Refinement
Both hardware design and verification methodologies show a trend towards abstraction levels higher than RTL, referred to as transaction level (TL). Transaction level models (TLMs) are mostly used for early prototyping and as reference models for the verification of the derived RTL designs. Assertion based verification (ABV), a well known methodology for RTL models, has started to be applied on ...
متن کامل